Job Summary
Locations:
Experience:
Keywords / Skills :
Function:
• Telecom/ ISP
Role:
• Project Leader/ Project Manager
• Hardware Design Engineer
• Hardware Design Technical Leader
Industry:
• IT/ Computers – Software
• Telecom
• Semiconductor
Summary:
Posted On:
Location Bangalore
Job Description
· Responsible for block level and chip level timing analysis.
· Timing analysis of different kind of interfaces at chip level.
· Work with the design and implementation teams to develop and qualify timing constraints.
· Work on methodology development for timing analysis and timing closure.
· Creation, enhancement and maintenance of different timing related scripts.
· Work closely with the physical design engineers to resolve implementation related timing issues.
· Create methodologies for customized timing checks for different IPs, interfaces etc.
· Validation of library timing data (qualification of libraries).
Requirements:
· 5-12 years of hands-on experience in timing analysis.
· Experience in doing SoC level timing analysis.
· Should be familiar with timing analysis for hierarchical designs.
· Familiarity with different types interfaces like PCIe, SATA, USB, DDR etc.
· Worked on technology nodes 28nm and below.
· Familiarity with time budgeting.
· Should be proficient with Synopsys’ Prime Time for timing analysis.
· Good scripting skill in Tcl and Perl.
· Familiarity with different physical design tools – preferably Cadence Encounter.
Contact:
Uday
Mulya Technologies
“Mining the knowledge Community”
Email: [HIDDEN TEXT]
Desired Skills and Experience
“Physical Design”, Synopsys, Cadence, Mentor, PTSI, “First Encounter”, Nanoroute, Caliber, Calibre, StarRc, Conformal, “Standard Cell”, STA, EM/IR, EMIR, “Floor Planning”, “RTL to GDS”, “RTL to GDSII”, “RTL to GDS2”, “Physical Verification”,
:
STAPrimeTimePrime TimeSynthesisLecTclPerlEncounter
AppliedMicro is headquartered in Sunnyvale, Calif., with offices and research facilities in North America, Asia and Europe. The India offices are located in Bangalore and Pune. For more information about AppliedMicro, visit the company’s website at www.apm.com.
AppliedMicro is headquartered in Sunnyvale, Calif., with offices and research facilities in North America, Asia and Europe. The India offices are located in Bangalore and Pune. For more information about AppliedMicro, visit the company’s website at www.apm.com.
To see all related Jobs. Please CLICK HERE
STA (Static Timing Analysis) Engineer -Staff /Senior Staff
PlacementFloor.com
PlacementFloor.com is a job portal for the upcoming and latest job opening in almost every sectors. The website automatically picks the recent openings and list them on priority.
Follow @ Twitter | Facebook | Google Plus
No Comment